Skip to content
View GhostOf0days's full-sized avatar
😳
simping for hopfield networks
😳
simping for hopfield networks
  • 16:30 (UTC -04:00)

Highlights

  • Pro

Organizations

@ScottyLabs
Block or Report

Block or report GhostOf0days

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
GhostOf0days/README.md

 

Typing SVG

 

Spotify

 

Github Stats

 

anime

IWantToEatYourPancreas

 

Visits

Pinned

  1. ScottyLabs/cmueats ScottyLabs/cmueats Public

    Progressive web app to keep track of all of the CMU dining locations and when they're available

    TypeScript 4 17

  2. ScottyLabs/dining-api ScottyLabs/dining-api Public

    Dining API to fetch information about CMU dining locations and their availabillity

    TypeScript 2 8

  3. ScottyLabs/web ScottyLabs/web Public

    ScottyLabs Website

    TypeScript 3

  4. CMU-Tartan-Hacks-2023 CMU-Tartan-Hacks-2023 Public

    *This project won The First Penguin Award at TartanHacks 2023.* This project creates a community web app to foster bondedness between Pittsburgh residents and decrease divisions in the Pittsburgh a…

    JavaScript 3 3

  5. Automated-Market-Makers-for-Cryptocurrencies Automated-Market-Makers-for-Cryptocurrencies Public

    Factor Based Automated Market Makers with Deep Reinforcement Learning for Cryptocurrencies

    Jupyter Notebook 2

  6. Computer-Organization-Final-Project-f23 Computer-Organization-Final-Project-f23 Public

    This is a repo containing the final class project for the Intro to Computer Systems class for RPI CS. It's called Computer Organization at RPI. This class project is for the fall 2023 iteration of …

    SystemVerilog