Skip to content
View niwis's full-sized avatar
22 followers · 4 following
  • ETH Zurich
  • Zurich

Achievements

Achievement: Pair Extraordinairex3Achievement: Pull Sharkx3Achievement: QuickdrawAchievement: YOLOAchievement: Arctic Code Vault Contributor
BetaSend feedback

Achievements

Achievement: Pair Extraordinairex3Achievement: Pull Sharkx3Achievement: QuickdrawAchievement: YOLOAchievement: Arctic Code Vault Contributor
BetaSend feedback

Highlights

  • Pro
Block or Report

Block or report niwis

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. openhwgroup/cva6 openhwgroup/cva6 Public

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    Assembly 2.1k 630

  2. riscv-collab/riscv-openocd riscv-collab/riscv-openocd Public

    Fork of OpenOCD that has RISC-V support

    C 415 304

  3. seL4/seL4 seL4/seL4 Public

    The seL4 microkernel

    C 4.5k 635

  4. pulp-platform/snitch pulp-platform/snitch Public archive

    ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!

    SystemVerilog 212 50