Skip to content
View xinghuaman's full-sized avatar
Block or Report

Block or report xinghuaman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. GerberTools GerberTools Public

    Forked from ThisIsNotRocketScience/GerberTools

    Tools to load/edit/create/panelizer sets of gerber files

    C# 1

  2. yui yui Public

    Forked from hasenbanck/yui

    YUI is a USB/SPDIF to I2S interface using a STM32 and a iCE40 FPGA

    1

  3. VexRiscv VexRiscv Public

    Forked from SpinalHDL/VexRiscv

    A FPGA friendly 32 bit RISC-V CPU implementation

    Assembly 1

  4. SpinalHDL SpinalHDL Public

    Forked from SpinalHDL/SpinalHDL

    Scala based HDL

    Scala 1

  5. UsbAsp-flash UsbAsp-flash Public

    Forked from nofeletru/UsbAsp-flash

    Альтернативная прошивка и программа для UsbAsp, CH341a, AVRISP-MK2(LUFA) позволяющая программировать флеш память

    Pascal 1

  6. Verilog-Floating-Point-Clock-Divider Verilog-Floating-Point-Clock-Divider Public

    Forked from BrianHGinc/Verilog-Floating-Point-Clock-Divider

    Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter using fractional floating point division.

    Verilog 1