An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
-
Updated
Apr 26, 2024 - Scala
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
BOOM's Simulation Accelerator.
This project aims to boot Linux on a RocektChip based SoC, synthesised on the DE10-Nano board. Computer Science Bachelor's Thesis at UAB, Spain.
A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs
An online viewer for Chipyard output files
Add a description, image, and links to the chipyard topic page so that developers can more easily learn about it.
To associate your repository with the chipyard topic, visit your repo's landing page and select "manage topics."